VLSI Parallel Processing for Musical Sound SynthesisSkip other details (including permanent urls, DOI, citation information)
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 3.0 License. Please contact email@example.com to use this work in a way not covered by the license. :
For more information, read Michigan Publishing's access and usage policy.
Page 136 ï~~VLSI PARALLEL PR FOR MUSICAL SOUNr John Wawrzyne Thorsten von Eic, Computer Science Division, El University of California Berkeley, CA 94? ABSTRACT: In this paper, we present the sound synthesis machine. The machine is a pa signed specifically for the task of generating mu the physical behavior of musical instruments. and easily scalable, offering much higher perfor would be possible using commercially available machines demonstrate that single chip system mance to simulate ensembles of instruments. system includes a special purpose communical chip unit. In addition, special processing is pr elAv n~,lineandIlnrin' 0~tnc
Page 137 ï~~the system will come very close to these maximum be for performing a realistic simulation of a concert grz A larger system of about 100 nodes on a board coul The processing node is designed t upr e tational elements of a particular class of sound synth of computational primitives supported by our mach level user interface to the machine. Computation gr automatically mapped by software to instructions a machine. Model of Operation Because the machine will simultaneously genera voices in realtime, we provide each processing node w that each node works on different sets of instrumen instrument. The program for each node is loaded b; and is stored in each node. This program is executec approximately 50KHtz, as controlled by an external contain no conditional execution; therefore, the pro rnnrfit innvi lc Ti cm- nt,f;nfi.rtnncoe r,-a
Page 138 ï~~chip. Each processing node comprises a custom VLS The internal structure of a MIMIC chip is sh A design goal for our system was to keep the 4 to a minimum. This way we can employ a smal of nodes on the circuit board. The communicatio synthesis algorithms indicate that bit-serial comma computer is sufficient. HOST N L 4 --i-i a / T 1 T/ T /
Page 139 ï~~Arithmetic I Register Unit I MEMi p MEM2 MEM3 I ~nI p C A S I I I f~-- r n -n - -* Network I nterf ace Host Interface C - - - a w I